Centre for Development of Advanced Computing (C-DAC) Thiruvananthapuram – Project Engineers

Centre for Development of Advanced Computing (C-DAC) Thiruvananthapuram is conducting Walkin drive for ME/M.Tech, BE/B.Tech holders for Project Engineers role on September 23, 2013
Company name : C-DAC
Posts : Project Engineers
Qualification : ME/M.Tech, BE/B.Tech
Location : Thiruvananthapuram
Last date to apply : September 23, 2013

Details of Post :
Project Engineers
Centre for Development of Advanced Computing (C-DAC) is a Scientific Society of the Department of Information Technology, Ministry of Communications & Information Technology, Government of India. C-DAC is a National Centre of Excellence, pioneering application oriented research, design and development in Electronics and Information Technology. C-DAC has contributed significantly to the growth of the industry in general and the electronics sector in particular through the indigenous development of commercially viable systems and products, foreign technology absorption, adaptation and upgradation, consultancy and training and turnkey implementation of contract projects. C-DAC has several firsts to its credits and is the recipient of prestigious national level awards for excellence in application-oriented R & D.
C-DAC Thiruvananthapuram requires the following positions ON CONTRACT BASIS:-

1. Post No: 52.1 – Project Engineer-I
2. Number of Posts – 31 Posts (GEN: 14, OBC: 9, SC: 5 & ST: 3)
3. Remuneration – Rs. 26,500/- Consolidated per month (Rupees Twenty Six Thousand Five Hundred only)

_________________________________________________________________________________________

1. 52.1.1 Branch/Discipline – Electronics
2. Number of posts – 13 (Thirteen)
3. Qualifications required for the post – 1st Class with 70% marks in B.E./B.Tech in Electronics & Communications Engineering. For SC/ST Candidates 1st Class with 60% marks.

__________________________________________________________________________________________

1. 52.1.2 Branch/Discipline – Computer Science
2. Number of posts – 13 (Thirteen)
3. Qualifications required for the post – 1st Class with 70% marks in B.E. / B.Tech in
4. Computer Science & Engineering. For
5. SC/ST Candidates 1st Class with 60% marks.

_________________________________________________________________________________________

1. 52.1.3 Branch/Discipline – Electrical
2. Number of posts – 3 (Three)
3. Qualifications required for the post – 1st Class with 70% marks in B.E. / B.Tech in Electrical Engineering / Electrical & Electronics Engineering. For SC/ST Candidates 1st Class with 60% marks.

_________________________________________________________________________________________

1. 52.1.4 Branch/Discipline – Cyber Forensics
2. Number of posts – 2 (Two)
3. Qualifications & Experience required – 1st Class with 70% marks in M.Sc in Cyber Forensics for the post and Information Security with Minimum 1 year Experience in Product development / Cyber Crime Case Analysis / Teaching in Cyber Forensics related area. OR
4. 1st Class with 70% marks in B.E/B.Tech in Computer Science and Engineering with knowledge in Cyber Forensics activities. For SC/ST Candidates 1st Class with 60% marks.

_________________________________________________________________________________________

1. Post No: 52.2 – Project Engineer-II
2. Number of Posts – 13 Posts (GEN: 9, OBC: 3, SC: 1)
3. Remuneration – Rs. 32,100/- Consolidated per month (Rupees
4. Thirty Two Thousand One Hundred only)

_________________________________________________________________________________________

1. 52.2.1 Branch/Discipline – Electronics
2. Number of posts – 3 (Three)
3. Qualifications required for the post – 1st Class with 70% marks in M.E. / M.Tech in Electronics Engineering. For SC/ST Candidates 1st Class with 60% Marks.
4. Desirable exposure required for the post :
   RF systems.
   High speed digital hardware design for embedded systems.
   Digital signal processing and digital communications – simulation &    implementation.
   FPGA based system design (preferably for wireless/telecom applications.)
   Design and implementation of communication protocol stack.

_________________________________________________________________________________________

1. 52.2.2 Branch/Discipline – VLSI & Embedded System
2. Number of posts – 2 (Two)
3. Qualifications required for the post – 1st Class with 70% marks in M.E. / M.Tech in VLSI & Embedded System. For SC/ST Candidates 1st Class with 60% Marks.
4. Desirable exposure required for the post :
   Experience in CMOS Analog IC design.
   CMOS circuit simulation and layout.
   Familiarity in using EDA design tools like Spectre, Virtuoso and Assura.
   Experience in writing and debugging analog behavioral models using Verilog-A
   Experience in System design and modeling using Cadence Spectre.

_________________________________________________________________________________________

1. 52.2.3 Branch / Discipline – Computer Science
2. Number of Posts – 2 (Two)
3. Qualifications required for the post – 1st Class with 70% marks in M.E. / M.Tech in Computer Science & Engineering. For SC/ST Candidates 1st Class with 60% marks.

_________________________________________________________________________________________

1. 52.2.4 Branch / Discipline – Electrical
2. Number of Posts – 4 (Four)
3. Qualifications required for the post – 1st Class with 70% marks in M.E. / M.Tech in any Electrical Power / Control Discipline. For SC/ST Candidates 1st Class with 60% marks. (Specialization in Power Electronics/ Electrical Drives/ Power Systems and Control are
4. Preferable).

__________________________________________________________________________________________

1. 52.2.5 Branch / Discipline – Computational Linguistic
2. Number of posts – 2 (Two)
3. Qualifications required for the post – 1st Class with 70% marks in M.E. / M.Tech in Computational Linguistic & Engineering. For SC/ST Candidates 1st Class with 60% marks.

_________________________________________________________________________________________
Age Limit:

1. Should not exceed 30 years as on 30.09.2013 for post Nos. 52.1.1 to 52.1.4 (Project Engineer-I) and 32 years for Post Nos. 52.2.1 to 52.2.5 (Project Engineer-II).
2. Relaxation upto 3 years for OBC (Non Creamy Layer), 5 years for SC / ST and 10 years for PWD (Persons With Disabilities) candidates are admissible as per GOI orders.

Selection:

1. Initial screening will be based on academic records. The minimum eligibility for applying will be 1st Class with 70% marks in the qualifying examination (For SC/ST Candidates 1st Class with 60% marks). No rounding off of marks is permitted.
2. Centre reserves the right to fix a higher percentage in initial screening, if sufficient number of candidates with higher percentage of marks is available.
3. Short listed candidates will be called for Test and Multilevel Interview. The exact Date, time and venue of the Test and Interview will be intimated separately through e-mail/letter by post.

How to Apply:

1. Candidates are required to apply ONLINE between September 11, 2013 and September 23, 2013.
2. Applications are to be submitted ONLINE only through Internet. Other modes are not accepted. Candidates are NOT required to send hard copy of application, certificates, marks sheets etc. for the time being. However, they should keep the hard copy of applications with them for submission at the time of Interview, if they are shortlisted for the same.
3. Online submission closes on September 23, 2013 at 12.00 midnight.

Important dates to remember :
Last date to apply : September 23, 2013

Click Here For More Details about this Job